Quantcast
Channel: Processors
Viewing all articles
Browse latest Browse all 57344

Forum Post: RE: What will be the behavior in case DSP and EDMA3 controller both tries to access DDR at same time

$
0
0

Ashish Mishra,

 

Yes, Your understanding is correct.

For your 3rd scenario(accessing DDR via EDMA3 and DSP), You have to look in your code or design part.

 

TI provides the EDMA test code in ompl138 Startware.

For reference OMAPL138_StarterWare_1_10_03_03\examples\lcdkOMAPL138\edma.

Kindly understand the sample code.

The data corruption is not because of EDMA, how you are accessing the DDR via EDMA and DSP(same timing).


Viewing all articles
Browse latest Browse all 57344

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>